Previous 199869 Revisions Next

r35278 Thursday 26th February, 2015 at 12:56:36 UTC by Alex W. Jackson
Various 8-bit Tecmo drivers: use configured banks (nw)
[src/mame/drivers]tbowl.c tecmo.c wc90.c wc90b.c
[src/mame/includes]tbowl.h wc90.h wc90b.h

trunk/src/mame/drivers/tbowl.c
r243789r243790
3333
3434WRITE8_MEMBER(tbowl_state::tbowlb_bankswitch_w)
3535{
36   int bankaddress;
37   UINT8 *RAM = memregion("maincpu")->base();
38
39
40   bankaddress = 0x10000 + ((data & 0xf8) << 8);
41   membank("bank1")->set_base(&RAM[bankaddress]);
36   membank("mainbank")->set_entry(data >> 3);
4237}
4338
4439WRITE8_MEMBER(tbowl_state::tbowlc_bankswitch_w)
4540{
46   int bankaddress;
47   UINT8 *RAM = memregion("sub")->base();
48
49
50   bankaddress = 0x10000 + ((data & 0xf8) << 8);
51
52
53   membank("bank2")->set_base(&RAM[bankaddress]);
41   membank("subbank")->set_entry(data >> 3);
5442}
5543
5644/*** Shared Ram Handlers
5745
5846***/
5947
60READ8_MEMBER(tbowl_state::shared_r)
61{
62   return m_shared_ram[offset];
63}
64
65WRITE8_MEMBER(tbowl_state::shared_w)
66{
67   m_shared_ram[offset] = data;
68}
69
7048WRITE8_MEMBER(tbowl_state::tbowl_sound_command_w)
7149{
7250   soundlatch_byte_w(space, offset, data);
r243789r243790
9270   AM_RANGE(0xc000, 0xdfff) AM_RAM_WRITE(tbowl_bgvideoram_w) AM_SHARE("bgvideoram")
9371   AM_RANGE(0xe000, 0xefff) AM_RAM_WRITE(tbowl_txvideoram_w) AM_SHARE("txvideoram")
9472//  AM_RANGE(0xf000, 0xf000) AM_WRITE(unknown_write) * written during start-up, not again */
95   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("bank1")
96   AM_RANGE(0xf800, 0xfbff) AM_READWRITE(shared_r, shared_w) AM_SHARE("shared_ram") /* check */
73   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("mainbank")
74   AM_RANGE(0xf800, 0xfbff) AM_RAM AM_SHARE("shared_ram") /* check */
9775   AM_RANGE(0xfc00, 0xfc00) AM_READ_PORT("P1") AM_WRITE(tbowlb_bankswitch_w)
9876   AM_RANGE(0xfc01, 0xfc01) AM_READ_PORT("P2")
9977//  AM_RANGE(0xfc01, 0xfc01) AM_WRITE(unknown_write) /* written during start-up, not again */
r243789r243790
132110   AM_RANGE(0xc000, 0xd7ff) AM_WRITEONLY
133111   AM_RANGE(0xd800, 0xdfff) AM_WRITEONLY AM_SHARE("spriteram")
134112   AM_RANGE(0xe000, 0xefff) AM_RAM_DEVWRITE("palette", palette_device, write) AM_SHARE("palette") // 2x palettes, one for each monitor?
135   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("bank2")
136   AM_RANGE(0xf800, 0xfbff) AM_READWRITE(shared_r, shared_w)
113   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("subbank")
114   AM_RANGE(0xf800, 0xfbff) AM_RAM AM_SHARE("shared_ram")
137115   AM_RANGE(0xfc00, 0xfc00) AM_WRITE(tbowlc_bankswitch_w)
138116   AM_RANGE(0xfc01, 0xfc01) AM_WRITENOP /* ? */
139117   AM_RANGE(0xfc02, 0xfc02) AM_WRITE(tbowl_trigger_nmi) /* ? */
r243789r243790
436414
437415***/
438416
417void tbowl_state::machine_start()
418{
419   membank("mainbank")->configure_entries(0, 32, memregion("maincpu")->base() + 0x10000, 0x800);
420   membank("subbank")->configure_entries(0, 32, memregion("sub")->base() + 0x10000, 0x800);
421}
422
439423void tbowl_state::machine_reset()
440424{
441425   m_adpcm_pos[0] = m_adpcm_pos[1] = 0;
trunk/src/mame/drivers/tecmo.c
r243789r243790
5656
5757WRITE8_MEMBER(tecmo_state::bankswitch_w)
5858{
59   int bankaddress;
60   UINT8 *RAM = memregion("maincpu")->base();
61
62
63   bankaddress = 0x10000 + ((data & 0xf8) << 8);
64   membank("bank1")->set_base(&RAM[bankaddress]);
59   membank("bank1")->set_entry(data >> 3);
6560}
6661
6762WRITE8_MEMBER(tecmo_state::sound_command_w)
r243789r243790
601596
602597void tecmo_state::machine_start()
603598{
599   membank("bank1")->configure_entries(0, 32, memregion("maincpu")->base() + 0x10000, 0x800);
600
604601   save_item(NAME(m_adpcm_pos));
605602   save_item(NAME(m_adpcm_end));
606603   save_item(NAME(m_adpcm_data));
r243789r243790
769766*/
770767
771768ROM_START( rygar )
772   ROM_REGION( 0x18000, "maincpu", 0 )
769   ROM_REGION( 0x20000, "maincpu", 0 )
773770   ROM_LOAD( "5.5p",         0x00000, 0x08000, CRC(062cd55d) SHA1(656e29c890f5de964920b7841b3e11469cd20051) ) /* code */
774771   ROM_LOAD( "cpu_5m.bin",   0x08000, 0x04000, CRC(7ac5191b) SHA1(305f39d974f906f9bc24e9fe2ca58e647925ab63) ) /* code */
775772   ROM_LOAD( "cpu_5j.bin",   0x10000, 0x08000, CRC(ed76d606) SHA1(39c8a07e9a1f218ad088d00a2c9dfc993efafb6b) ) /* banked at f000-f7ff */
r243789r243790
803800ROM_END
804801
805802ROM_START( rygar2 )
806   ROM_REGION( 0x18000, "maincpu", 0 )
803   ROM_REGION( 0x20000, "maincpu", 0 )
807804   ROM_LOAD( "5p.bin",       0x00000, 0x08000, CRC(151ffc0b) SHA1(0eb877f2c68d3d1f52d7b12d0a8ad08c9932c054) ) /* code */
808805   ROM_LOAD( "cpu_5m.bin",   0x08000, 0x04000, CRC(7ac5191b) SHA1(305f39d974f906f9bc24e9fe2ca58e647925ab63) ) /* code */
809806   ROM_LOAD( "cpu_5j.bin",   0x10000, 0x08000, CRC(ed76d606) SHA1(39c8a07e9a1f218ad088d00a2c9dfc993efafb6b) ) /* banked at f000-f7ff */
r243789r243790
838835
839836/* There is a known bootleg board which uses U locations but without Tecmo etchings which is a match for rygar3 */
840837ROM_START( rygar3 )
841   ROM_REGION( 0x18000, "maincpu", 0 )
838   ROM_REGION( 0x20000, "maincpu", 0 )
842839   ROM_LOAD( "cpu_5p.bin",   0x00000, 0x08000, CRC(e79c054a) SHA1(1aaffa53d121d5c55899bf18e85c42333fe0df54) ) /* code */
843840   ROM_LOAD( "cpu_5m.bin",   0x08000, 0x04000, CRC(7ac5191b) SHA1(305f39d974f906f9bc24e9fe2ca58e647925ab63) ) /* code */
844841   ROM_LOAD( "cpu_5j.bin",   0x10000, 0x08000, CRC(ed76d606) SHA1(39c8a07e9a1f218ad088d00a2c9dfc993efafb6b) ) /* banked at f000-f7ff */
r243789r243790
872869ROM_END
873870
874871ROM_START( rygarj )
875   ROM_REGION( 0x18000, "maincpu", 0 )
872   ROM_REGION( 0x20000, "maincpu", 0 )
876873
877874   ROM_LOAD( "cpuj_5p.bin",  0x00000, 0x08000, CRC(b39698ba) SHA1(01a5a12a71973ad117b0bbd763e470f89c439e45) ) /* code */
878875   ROM_LOAD( "cpuj_5m.bin",  0x08000, 0x04000, CRC(3f180979) SHA1(c4c2e9f83b06b8677978800bfcc39f4ba3b344ab) ) /* code */
trunk/src/mame/drivers/wc90.c
r243789r243790
8181
8282WRITE8_MEMBER(wc90_state::bankswitch_w)
8383{
84   int bankaddress;
85   UINT8 *RAM = memregion("maincpu")->base();
86
87
88   bankaddress = 0x10000 + ( ( data & 0xf8 ) << 8 );
89   membank("bank1")->set_base(&RAM[bankaddress] );
84   membank("mainbank")->set_entry(data >> 3);
9085}
9186
9287WRITE8_MEMBER(wc90_state::bankswitch1_w)
9388{
94   int bankaddress;
95   UINT8 *RAM = memregion("sub")->base();
96
97
98   bankaddress = 0x10000 + ( ( data & 0xf8 ) << 8 );
99   membank("bank2")->set_base(&RAM[bankaddress] );
89   membank("subbank")->set_entry(data >> 3);
10090}
10191
10292WRITE8_MEMBER(wc90_state::sound_command_w)
r243789r243790
115105   AM_RANGE(0xc000, 0xcfff) AM_RAM_WRITE(bgvideoram_w) AM_SHARE("bgvideoram")
116106   AM_RANGE(0xd000, 0xdfff) AM_RAM
117107   AM_RANGE(0xe000, 0xefff) AM_RAM_WRITE(txvideoram_w) AM_SHARE("txvideoram") /* tx video ram */
118   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("bank1")
108   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("mainbank")
119109   AM_RANGE(0xf800, 0xfbff) AM_RAM AM_SHARE("share1")
120110   AM_RANGE(0xfc00, 0xfc00) AM_READ_PORT("P1")
121111   AM_RANGE(0xfc02, 0xfc02) AM_READ_PORT("P2")
r243789r243790
145135   AM_RANGE(0xd000, 0xd7ff) AM_RAM AM_SHARE("spriteram")
146136   AM_RANGE(0xd800, 0xdfff) AM_RAM
147137   AM_RANGE(0xe000, 0xe7ff) AM_RAM_DEVWRITE("palette", palette_device, write) AM_SHARE("palette")
148   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("bank2")
138   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("subbank")
149139   AM_RANGE(0xf800, 0xfbff) AM_RAM AM_SHARE("share1")
150140   AM_RANGE(0xfc00, 0xfc00) AM_WRITE(bankswitch1_w)
151141   AM_RANGE(0xfc01, 0xfc01) AM_WRITE(watchdog_reset_w)
r243789r243790
288278GFXDECODE_END
289279
290280
291
292/* handler called by the 2608 emulator when the internal timers cause an IRQ */
293WRITE_LINE_MEMBER(wc90_state::irqhandler)
281void wc90_state::machine_start()
294282{
295   m_audiocpu->set_input_line(0, state ? ASSERT_LINE : CLEAR_LINE);
283   membank("mainbank")->configure_entries(0, 32, memregion("maincpu")->base() + 0x10000, 0x800);
284   membank("subbank")->configure_entries(0, 32, memregion("sub")->base() + 0x10000, 0x800);
296285}
297286
287
298288static MACHINE_CONFIG_START( wc90, wc90_state )
299289
300290   /* basic machine hardware */
r243789r243790
330320   MCFG_SPEAKER_STANDARD_MONO("mono")
331321
332322   MCFG_SOUND_ADD("ymsnd", YM2608, XTAL_8MHz)  /* verified on pcb */
333   MCFG_YM2608_IRQ_HANDLER(WRITELINE(wc90_state, irqhandler))
323   MCFG_YM2608_IRQ_HANDLER(INPUTLINE("audiocpu", 0))
334324   MCFG_SOUND_ROUTE(0, "mono", 0.50)
335325   MCFG_SOUND_ROUTE(1, "mono", 1.0)
336326   MCFG_SOUND_ROUTE(2, "mono", 1.0)
trunk/src/mame/drivers/wc90b.c
r243789r243790
9898
9999WRITE8_MEMBER(wc90b_state::wc90b_bankswitch_w)
100100{
101   int bankaddress;
102   UINT8 *ROM = memregion("maincpu")->base();
103
104   bankaddress = 0x10000 + ((data & 0xf8) << 8);
105   membank("bank1")->set_base(&ROM[bankaddress]);
101   membank("mainbank")->set_entry(data >> 3);
106102}
107103
108104WRITE8_MEMBER(wc90b_state::wc90b_bankswitch1_w)
109105{
110   int bankaddress;
111   UINT8 *ROM = memregion("sub")->base();
112
113   bankaddress = 0x10000 + ((data & 0xf8) << 8);
114   membank("bank2")->set_base(&ROM[bankaddress]);
106   membank("subbank")->set_entry(data >> 3);
115107}
116108
117109WRITE8_MEMBER(wc90b_state::wc90b_sound_command_w)
r243789r243790
122114
123115WRITE8_MEMBER(wc90b_state::adpcm_control_w)
124116{
125   int bankaddress;
126   UINT8 *ROM = memregion("audiocpu")->base();
127
128   /* the code writes either 2 or 3 in the bottom two bits */
129   bankaddress = 0x10000 + (data & 0x01) * 0x4000;
130   membank("bank3")->set_base(&ROM[bankaddress]);
131
117   membank("audiobank")->set_entry(data & 0x01);
132118   m_msm->reset_w(data & 0x08);
133119}
134120
r243789r243790
144130   AM_RANGE(0xa000, 0xafff) AM_RAM_WRITE(wc90b_fgvideoram_w) AM_SHARE("fgvideoram")
145131   AM_RANGE(0xc000, 0xcfff) AM_RAM_WRITE(wc90b_bgvideoram_w) AM_SHARE("bgvideoram")
146132   AM_RANGE(0xe000, 0xefff) AM_RAM_WRITE(wc90b_txvideoram_w) AM_SHARE("txvideoram")
147   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("bank1")
133   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("mainbank")
148134   AM_RANGE(0xf800, 0xfbff) AM_RAM AM_SHARE("share1")
149135   AM_RANGE(0xfc00, 0xfc00) AM_WRITE(wc90b_bankswitch_w)
150136   AM_RANGE(0xfd00, 0xfd00) AM_WRITE(wc90b_sound_command_w)
r243789r243790
166152   AM_RANGE(0xd800, 0xdfff) AM_RAM
167153   AM_RANGE(0xe000, 0xe7ff) AM_RAM_DEVWRITE("palette", palette_device, write) AM_SHARE("palette")
168154   AM_RANGE(0xe800, 0xefff) AM_ROM
169   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("bank2")
155   AM_RANGE(0xf000, 0xf7ff) AM_ROMBANK("subbank")
170156   AM_RANGE(0xf800, 0xfbff) AM_RAM AM_SHARE("share1")
171157   AM_RANGE(0xfc00, 0xfc00) AM_WRITE(wc90b_bankswitch1_w)
172158ADDRESS_MAP_END
173159
174160static ADDRESS_MAP_START( sound_cpu, AS_PROGRAM, 8, wc90b_state )
175161   AM_RANGE(0x0000, 0x7fff) AM_ROM
176   AM_RANGE(0x8000, 0xbfff) AM_ROMBANK("bank3")
162   AM_RANGE(0x8000, 0xbfff) AM_ROMBANK("audiobank")
177163   AM_RANGE(0xe000, 0xe000) AM_WRITE(adpcm_control_w)
178164   AM_RANGE(0xe400, 0xe400) AM_WRITE(adpcm_data_w)
179165   AM_RANGE(0xe800, 0xe801) AM_DEVREADWRITE("ymsnd", ym2203_device, read, write)
r243789r243790
322308
323309
324310
325/* handler called by the 2203 emulator when the internal timers cause an IRQ */
326WRITE_LINE_MEMBER(wc90b_state::irqhandler)
327{
328   /* NMI writes to MSM ports *only*! -AS */
329   //m_audiocpu->set_input_line(INPUT_LINE_NMI, state ? ASSERT_LINE : CLEAR_LINE);
330}
331
332311WRITE_LINE_MEMBER(wc90b_state::adpcm_int)
333312{
334313   m_toggle ^= 1;
r243789r243790
341320      m_msm->data_w((m_msm5205next & 0x0f) >> 0);
342321}
343322
323void wc90b_state::machine_start()
324{
325   membank("mainbank")->configure_entries(0, 32, memregion("maincpu")->base() + 0x10000, 0x800);
326   membank("subbank")->configure_entries(0, 32, memregion("sub")->base() + 0x10000, 0x800);
327   membank("audiobank")->configure_entries(0, 2, memregion("audiocpu")->base() + 0x8000, 0x4000);
328}
344329
330
345331static MACHINE_CONFIG_START( wc90b, wc90b_state )
346332
347333   /* basic machine hardware */
r243789r243790
375361   MCFG_SPEAKER_STANDARD_MONO("mono")
376362
377363   MCFG_SOUND_ADD("ymsnd", YM2203, YM2203_CLOCK)
378   MCFG_YM2203_IRQ_HANDLER(WRITELINE(wc90b_state, irqhandler))
379364   MCFG_SOUND_ROUTE(ALL_OUTPUTS, "mono", 0.20)
380365
381366   MCFG_SOUND_ADD("msm", MSM5205, MSM5205_CLOCK)
r243789r243790
393378   ROM_LOAD( "a04.bin",      0x00000, 0x10000, CRC(3d535e2f) SHA1(f1e1878b5a8316e770c74a1e1f29a7a81a4e5dfe) )  /* c000-ffff is not used */
394379   ROM_LOAD( "a05.bin",      0x10000, 0x10000, CRC(9e421c4b) SHA1(e23a1f1d5d1e960696f45df653869712eb889839) )  /* banked at f000-f7ff */
395380
396   ROM_REGION( 0x18000, "audiocpu", 0 )
397   ROM_LOAD( "a01.bin",      0x00000, 0x8000, CRC(3d317622) SHA1(ae4e8c5247bc215a2769786cb8639bce2f80db22) )
398   ROM_CONTINUE(             0x10000, 0x8000 ) /* banked at 8000-bfff */
381   ROM_REGION( 0x10000, "audiocpu", 0 )
382   ROM_LOAD( "a01.bin",      0x00000, 0x10000, CRC(3d317622) SHA1(ae4e8c5247bc215a2769786cb8639bce2f80db22) )
399383
400384   ROM_REGION( 0x010000, "gfx1", 0 )
401385   ROM_LOAD( "a06.bin",      0x000000, 0x04000, CRC(3b5387b7) SHA1(b839b4eafe8bf6f9e841e19fee1bdb64a66f3448) )
r243789r243790
436420   ROM_LOAD( "a04.bin",      0x00000, 0x10000, CRC(3d535e2f) SHA1(f1e1878b5a8316e770c74a1e1f29a7a81a4e5dfe) )  /* c000-ffff is not used */
437421   ROM_LOAD( "a05.bin",      0x10000, 0x10000, CRC(9e421c4b) SHA1(e23a1f1d5d1e960696f45df653869712eb889839) )  /* banked at f000-f7ff */
438422
439   ROM_REGION( 0x18000, "audiocpu", 0 )
440   ROM_LOAD( "a01.bin",      0x00000, 0x8000, CRC(3d317622) SHA1(ae4e8c5247bc215a2769786cb8639bce2f80db22) )
441   ROM_CONTINUE(             0x10000, 0x8000 ) /* banked at 8000-bfff */
423   ROM_REGION( 0x10000, "audiocpu", 0 )
424   ROM_LOAD( "a01.bin",      0x00000, 0x10000, CRC(3d317622) SHA1(ae4e8c5247bc215a2769786cb8639bce2f80db22) )
442425
443426   ROM_REGION( 0x010000, "gfx1", 0 )
444427   ROM_LOAD( "a06",       0x000000, 0x04000, CRC(0c054481) SHA1(eebab099a4db5fbf13522ecd67bfa741e16e40d4) )
r243789r243790
490473   ROM_LOAD( "a04.bin",              0x00000, 0x10000, CRC(3d535e2f) SHA1(f1e1878b5a8316e770c74a1e1f29a7a81a4e5dfe) )  /* c000-ffff is not used */
491474   ROM_LOAD( "el_ic98_27c512_05.bin",0x10000, 0x10000, CRC(c70d8c13) SHA1(365718725ea7d0355c68ba703b7f9624cb1134bc) )
492475
493   ROM_REGION( 0x18000, "audiocpu", 0 )
494   ROM_LOAD( "a01.bin",      0x00000, 0x8000, CRC(3d317622) SHA1(ae4e8c5247bc215a2769786cb8639bce2f80db22) )
495   ROM_CONTINUE(             0x10000, 0x8000 ) /* banked at 8000-bfff */
476   ROM_REGION( 0x10000, "audiocpu", 0 )
477   ROM_LOAD( "a01.bin",      0x00000, 0x10000, CRC(3d317622) SHA1(ae4e8c5247bc215a2769786cb8639bce2f80db22) )
496478
497479   ROM_REGION( 0x010000, "gfx1", 0 )
498480   ROM_LOAD( "a06.bin",      0x000000, 0x04000, CRC(3b5387b7) SHA1(b839b4eafe8bf6f9e841e19fee1bdb64a66f3448) )
trunk/src/mame/includes/tbowl.h
r243789r243790
66public:
77   tbowl_state(const machine_config &mconfig, device_type type, const char *tag)
88      : driver_device(mconfig, type, tag),
9      m_shared_ram(*this, "shared_ram"),
109      m_txvideoram(*this, "txvideoram"),
1110      m_bgvideoram(*this, "bgvideoram"),
1211      m_bg2videoram(*this, "bg2videoram"),
r243789r243790
2322   int m_adpcm_pos[2];
2423   int m_adpcm_end[2];
2524   int m_adpcm_data[2];
26   required_shared_ptr<UINT8> m_shared_ram;
2725   required_shared_ptr<UINT8> m_txvideoram;
2826   required_shared_ptr<UINT8> m_bgvideoram;
2927   required_shared_ptr<UINT8> m_bg2videoram;
r243789r243790
3836   DECLARE_WRITE8_MEMBER(tbowl_coin_counter_w);
3937   DECLARE_WRITE8_MEMBER(tbowlb_bankswitch_w);
4038   DECLARE_WRITE8_MEMBER(tbowlc_bankswitch_w);
41   DECLARE_READ8_MEMBER(shared_r);
42   DECLARE_WRITE8_MEMBER(shared_w);
4339   DECLARE_WRITE8_MEMBER(tbowl_sound_command_w);
4440   DECLARE_WRITE8_MEMBER(tbowl_trigger_nmi);
4541   DECLARE_WRITE8_MEMBER(tbowl_adpcm_start_w);
r243789r243790
5955   TILE_GET_INFO_MEMBER(get_tx_tile_info);
6056   TILE_GET_INFO_MEMBER(get_bg_tile_info);
6157   TILE_GET_INFO_MEMBER(get_bg2_tile_info);
58   virtual void machine_start();
6259   virtual void machine_reset();
6360   virtual void video_start();
6461   UINT32 screen_update_tbowl_left(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect);
trunk/src/mame/includes/wc90.h
r243789r243790
6262   DECLARE_WRITE8_MEMBER(bgvideoram_w);
6363   DECLARE_WRITE8_MEMBER(fgvideoram_w);
6464   DECLARE_WRITE8_MEMBER(txvideoram_w);
65   DECLARE_WRITE_LINE_MEMBER(irqhandler);
6665
6766   TILE_GET_INFO_MEMBER(get_bg_tile_info);
6867   TILE_GET_INFO_MEMBER(get_fg_tile_info);
r243789r243790
7069   TILE_GET_INFO_MEMBER(track_get_bg_tile_info);
7170   TILE_GET_INFO_MEMBER(track_get_fg_tile_info);
7271
72   virtual void machine_start();
7373   virtual void video_start();
7474   DECLARE_VIDEO_START(wc90t);
7575
trunk/src/mame/includes/wc90b.h
r243789r243790
4545   TILE_GET_INFO_MEMBER(get_bg_tile_info);
4646   TILE_GET_INFO_MEMBER(get_fg_tile_info);
4747   TILE_GET_INFO_MEMBER(get_tx_tile_info);
48   virtual void machine_start();
4849   virtual void video_start();
4950   UINT32 screen_update_wc90b(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect);
5051   void draw_sprites(bitmap_ind16 &bitmap, const rectangle &cliprect, int priority );
51   DECLARE_WRITE_LINE_MEMBER(irqhandler);
5252   DECLARE_WRITE_LINE_MEMBER(adpcm_int);
5353   required_device<cpu_device> m_maincpu;
5454   required_device<cpu_device> m_audiocpu;

https://github.com/mamedev/mame/commit/72aacc18c6ec227ac798bd556e2ed9a48efc9cde

Previous 199869 Revisions Next

© 1997-2024 The MAME Team