Previous 199869 Revisions Next

r33746 Monday 8th December, 2014 at 19:13:32 UTC by David Haywood
(nw)
[src/emu/cpu/arcompact]arcompactdasm.c

trunk/src/emu/cpu/arcompact/arcompactdasm.c
r242257r242258
2727#define DASM_OPS_16 char *output, offs_t pc, UINT16 op, const UINT8* oprom
2828#define DASM_OPS_32 char *output, offs_t pc, UINT32 op, const UINT8* oprom
2929
30int arcompact_handle04_00_dasm(DASM_OPS_32);
31int arcompact_handle04_01_dasm(DASM_OPS_32);
32int arcompact_handle04_02_dasm(DASM_OPS_32);
33int arcompact_handle04_03_dasm(DASM_OPS_32);
34int arcompact_handle04_04_dasm(DASM_OPS_32);
35int arcompact_handle04_05_dasm(DASM_OPS_32);
36int arcompact_handle04_06_dasm(DASM_OPS_32);
37int arcompact_handle04_07_dasm(DASM_OPS_32);
38int arcompact_handle04_08_dasm(DASM_OPS_32);
39int arcompact_handle04_09_dasm(DASM_OPS_32);
40int arcompact_handle04_0a_dasm(DASM_OPS_32);
41int arcompact_handle04_0b_dasm(DASM_OPS_32);
42int arcompact_handle04_0c_dasm(DASM_OPS_32);
43int arcompact_handle04_0d_dasm(DASM_OPS_32);
44int arcompact_handle04_0e_dasm(DASM_OPS_32);
45int arcompact_handle04_0f_dasm(DASM_OPS_32);
46int arcompact_handle04_10_dasm(DASM_OPS_32);
47int arcompact_handle04_11_dasm(DASM_OPS_32);
48int arcompact_handle04_12_dasm(DASM_OPS_32);
49int arcompact_handle04_13_dasm(DASM_OPS_32);
50int arcompact_handle04_14_dasm(DASM_OPS_32);
51int arcompact_handle04_15_dasm(DASM_OPS_32);
52int arcompact_handle04_16_dasm(DASM_OPS_32);
53int arcompact_handle04_17_dasm(DASM_OPS_32);
54int arcompact_handle04_18_dasm(DASM_OPS_32);
55int arcompact_handle04_19_dasm(DASM_OPS_32);
56int arcompact_handle04_1a_dasm(DASM_OPS_32);
57int arcompact_handle04_1b_dasm(DASM_OPS_32);
58int arcompact_handle04_1c_dasm(DASM_OPS_32);
59int arcompact_handle04_1d_dasm(DASM_OPS_32);
60int arcompact_handle04_1e_dasm(DASM_OPS_32);
61int arcompact_handle04_1f_dasm(DASM_OPS_32);
62int arcompact_handle04_20_dasm(DASM_OPS_32);
63int arcompact_handle04_21_dasm(DASM_OPS_32);
64int arcompact_handle04_22_dasm(DASM_OPS_32);
65int arcompact_handle04_23_dasm(DASM_OPS_32);
66int arcompact_handle04_24_dasm(DASM_OPS_32);
67int arcompact_handle04_25_dasm(DASM_OPS_32);
68int arcompact_handle04_26_dasm(DASM_OPS_32);
69int arcompact_handle04_27_dasm(DASM_OPS_32);
70int arcompact_handle04_28_dasm(DASM_OPS_32);
71int arcompact_handle04_29_dasm(DASM_OPS_32);
72int arcompact_handle04_2a_dasm(DASM_OPS_32);
73int arcompact_handle04_2b_dasm(DASM_OPS_32);
74int arcompact_handle04_2c_dasm(DASM_OPS_32);
75int arcompact_handle04_2d_dasm(DASM_OPS_32);
76int arcompact_handle04_2e_dasm(DASM_OPS_32);
77int arcompact_handle04_2f_dasm(DASM_OPS_32);
78int arcompact_handle04_30_dasm(DASM_OPS_32);
79int arcompact_handle04_31_dasm(DASM_OPS_32);
80int arcompact_handle04_32_dasm(DASM_OPS_32);
81int arcompact_handle04_33_dasm(DASM_OPS_32);
82int arcompact_handle04_34_dasm(DASM_OPS_32);
83int arcompact_handle04_35_dasm(DASM_OPS_32);
84int arcompact_handle04_36_dasm(DASM_OPS_32);
85int arcompact_handle04_37_dasm(DASM_OPS_32);
86int arcompact_handle04_38_dasm(DASM_OPS_32);
87int arcompact_handle04_39_dasm(DASM_OPS_32);
88int arcompact_handle04_3a_dasm(DASM_OPS_32);
89int arcompact_handle04_3b_dasm(DASM_OPS_32);
90int arcompact_handle04_3c_dasm(DASM_OPS_32);
91int arcompact_handle04_3d_dasm(DASM_OPS_32);
92int arcompact_handle04_3e_dasm(DASM_OPS_32);
93int arcompact_handle04_3f_dasm(DASM_OPS_32);
94
95
3096int arcompact_handle18_00_dasm(DASM_OPS_16);
3197int arcompact_handle18_01_dasm(DASM_OPS_16);
3298int arcompact_handle18_02_dasm(DASM_OPS_16);
r242257r242258
325391
326392int arcompact_handle02_dasm(DASM_OPS_32)
327393{
394   // bitpos
395   // 11111 111 11111111 0 000 0 00 00 0 000000
396   // fedcb a98 76543210 f edc b a9 87 6 543210
397   // fields
398   // 00010 bbb ssssssss S BBB D aa ZZ X AAAAAA
399#if 0   
400   int A = (op & 0x0000003f >> 0);  op &= ~0x0000003f;
401   int X = (op & 0x00000040 >> 6);  op &= ~0x00000040;
402   int Z = (op & 0x00000180 >> 7);  op &= ~0x00000180;
403   int a = (op & 0x00000600 >> 9);  op &= ~0x00000600;
404   int D = (op & 0x00000800 >> 11); op &= ~0x00000800;
405   int B = (op & 0x00007000 >> 12); op &= ~0x00007000;
406   int S = (op & 0x00008000 >> 15); op &= ~0x00008000;
407   int s = (op & 0x00ff0000 >> 16); op &= ~0x00ff0000;
408   int b = (op & 0x07000000 >> 24); op &= ~0x07000000;
409#endif
410
328411   print("LD r+o (%08x)", op );
329412   return 4;
330413}
331414
332415int arcompact_handle03_dasm(DASM_OPS_32)
333416{
417   // bitpos
418   // 11111 111 11111111 0 000 000000 0 00 00 0
419   // fedcb a98 76543210 f edc ba9876 5 43 21 0
420   // fields
421   // 00011 bbb ssssssss S BBB CCCCCC D aa ZZ R
422
334423   print("ST r+o (%08x)", op );
335424   return 4;
336425}
337426
338427int arcompact_handle04_dasm(DASM_OPS_32)
339428{
340   print("op a,b,c (basecase) (%08x)", op );
341   return 4;
429   int size = 4;
430   // General Operations
431
432   // bitpos
433   // 11111 111 11 111111 0 000 000000 0 00000
434   // fedcb a98 76 543210 f edc ba9876 5 43210
435   //
436   // 00100 bbb 00 iiiiii F BBB CCCCCC A AAAAA   General Operations *UN*Conditional Register to Register
437   // 00100 bbb 01 iiiiii F BBB UUUUUU A AAAAA   General Operations *UN*Conditional Register (Unsigned 6-bit IMM)
438   // 00100 bbb 10 iiiiii F BBB ssssss S SSSSS   General Operations *UN*Conditional Register (Signed 12-bit IMM)
439   
440   // 00100 bbb 11 iiiiii F BBB CCCCCC 0 QQQQQ   General Operations Conditional Register
441   // 00100 bbb 11 iiiiii F BBB UUUUUU 1 QQQQQ   General Operations Conditional Register (Unsigned 6-bit IMM)
442   UINT8 subinstr = (op & 0x003f0000) >> 16;
443   op &= ~0x003f0000;
444
445   switch (subinstr)
446   {
447      case 0x00: size = arcompact_handle04_00_dasm(output, pc, op, oprom); break; // ADD
448      case 0x01: size = arcompact_handle04_01_dasm(output, pc, op, oprom); break; // ADC
449      case 0x02: size = arcompact_handle04_02_dasm(output, pc, op, oprom); break; // SUB
450      case 0x03: size = arcompact_handle04_03_dasm(output, pc, op, oprom); break; // SBC
451      case 0x04: size = arcompact_handle04_04_dasm(output, pc, op, oprom); break; // AND
452      case 0x05: size = arcompact_handle04_05_dasm(output, pc, op, oprom); break; // OR
453      case 0x06: size = arcompact_handle04_06_dasm(output, pc, op, oprom); break; // BIC
454      case 0x07: size = arcompact_handle04_07_dasm(output, pc, op, oprom); break; // XOR
455      case 0x08: size = arcompact_handle04_08_dasm(output, pc, op, oprom); break; // MAX
456      case 0x09: size = arcompact_handle04_09_dasm(output, pc, op, oprom); break; // MIN
457      case 0x0a: size = arcompact_handle04_0a_dasm(output, pc, op, oprom); break; // MOV
458      case 0x0b: size = arcompact_handle04_0b_dasm(output, pc, op, oprom); break; // TST
459      case 0x0c: size = arcompact_handle04_0c_dasm(output, pc, op, oprom); break; // CMP
460      case 0x0d: size = arcompact_handle04_0d_dasm(output, pc, op, oprom); break; // RCMP
461      case 0x0e: size = arcompact_handle04_0e_dasm(output, pc, op, oprom); break; // RSUB
462      case 0x0f: size = arcompact_handle04_0f_dasm(output, pc, op, oprom); break; // BSET
463      case 0x10: size = arcompact_handle04_10_dasm(output, pc, op, oprom); break; // BCLR
464      case 0x11: size = arcompact_handle04_11_dasm(output, pc, op, oprom); break; // BTST
465      case 0x12: size = arcompact_handle04_12_dasm(output, pc, op, oprom); break; // BXOR
466      case 0x13: size = arcompact_handle04_13_dasm(output, pc, op, oprom); break; // BMSK
467      case 0x14: size = arcompact_handle04_14_dasm(output, pc, op, oprom); break; // ADD1
468      case 0x15: size = arcompact_handle04_15_dasm(output, pc, op, oprom); break; // ADD2
469      case 0x16: size = arcompact_handle04_16_dasm(output, pc, op, oprom); break; // ADD3
470      case 0x17: size = arcompact_handle04_17_dasm(output, pc, op, oprom); break; // SUB1
471      case 0x18: size = arcompact_handle04_18_dasm(output, pc, op, oprom); break; // SUB2
472      case 0x19: size = arcompact_handle04_19_dasm(output, pc, op, oprom); break; // SUB3
473      case 0x1a: size = arcompact_handle04_1a_dasm(output, pc, op, oprom); break; // MPY *
474      case 0x1b: size = arcompact_handle04_1b_dasm(output, pc, op, oprom); break; // MPYH *
475      case 0x1c: size = arcompact_handle04_1c_dasm(output, pc, op, oprom); break; // MPYHU *
476      case 0x1d: size = arcompact_handle04_1d_dasm(output, pc, op, oprom); break; // MPYU *
477      case 0x1e: size = arcompact_handle04_1e_dasm(output, pc, op, oprom); break; // illegal
478      case 0x1f: size = arcompact_handle04_1f_dasm(output, pc, op, oprom); break; // illegal
479      case 0x20: size = arcompact_handle04_20_dasm(output, pc, op, oprom); break; // Jcc
480      case 0x21: size = arcompact_handle04_21_dasm(output, pc, op, oprom); break; // Jcc.D
481      case 0x22: size = arcompact_handle04_22_dasm(output, pc, op, oprom); break; // JLcc
482      case 0x23: size = arcompact_handle04_23_dasm(output, pc, op, oprom); break; // JLcc.D
483      case 0x24: size = arcompact_handle04_24_dasm(output, pc, op, oprom); break; // illegal
484      case 0x25: size = arcompact_handle04_25_dasm(output, pc, op, oprom); break; // illegal
485      case 0x26: size = arcompact_handle04_26_dasm(output, pc, op, oprom); break; // illegal
486      case 0x27: size = arcompact_handle04_27_dasm(output, pc, op, oprom); break; // illegal
487      case 0x28: size = arcompact_handle04_28_dasm(output, pc, op, oprom); break; // LPcc
488      case 0x29: size = arcompact_handle04_29_dasm(output, pc, op, oprom); break; // FLAG
489      case 0x2a: size = arcompact_handle04_2a_dasm(output, pc, op, oprom); break; // LR
490      case 0x2b: size = arcompact_handle04_2b_dasm(output, pc, op, oprom); break; // SR
491      case 0x2c: size = arcompact_handle04_2c_dasm(output, pc, op, oprom); break; // illegal
492      case 0x2d: size = arcompact_handle04_2d_dasm(output, pc, op, oprom); break; // illegal
493      case 0x2e: size = arcompact_handle04_2e_dasm(output, pc, op, oprom); break; // illegal
494      case 0x2f: size = arcompact_handle04_2f_dasm(output, pc, op, oprom); break; // Sub Opcode
495      case 0x30: size = arcompact_handle04_30_dasm(output, pc, op, oprom); break; // LD r-r
496      case 0x31: size = arcompact_handle04_31_dasm(output, pc, op, oprom); break; // LD r-r
497      case 0x32: size = arcompact_handle04_32_dasm(output, pc, op, oprom); break; // LD r-r
498      case 0x33: size = arcompact_handle04_33_dasm(output, pc, op, oprom); break; // LD r-r
499      case 0x34: size = arcompact_handle04_34_dasm(output, pc, op, oprom); break; // LD r-r
500      case 0x35: size = arcompact_handle04_35_dasm(output, pc, op, oprom); break; // LD r-r
501      case 0x36: size = arcompact_handle04_36_dasm(output, pc, op, oprom); break; // LD r-r
502      case 0x37: size = arcompact_handle04_37_dasm(output, pc, op, oprom); break; // LD r-r
503      case 0x38: size = arcompact_handle04_38_dasm(output, pc, op, oprom); break; // illegal
504      case 0x39: size = arcompact_handle04_39_dasm(output, pc, op, oprom); break; // illegal
505      case 0x3a: size = arcompact_handle04_3a_dasm(output, pc, op, oprom); break; // illegal
506      case 0x3b: size = arcompact_handle04_3b_dasm(output, pc, op, oprom); break; // illegal
507      case 0x3c: size = arcompact_handle04_3c_dasm(output, pc, op, oprom); break; // illegal
508      case 0x3d: size = arcompact_handle04_3d_dasm(output, pc, op, oprom); break; // illegal
509      case 0x3e: size = arcompact_handle04_3e_dasm(output, pc, op, oprom); break; // illegal
510      case 0x3f: size = arcompact_handle04_3f_dasm(output, pc, op, oprom); break; // illegal
511   }
512
513   return size;
342514}
343515
516int arcompact_handle04_00_dasm(DASM_OPS_32)  { print("ADD (%08x)", op); return 4;}
517int arcompact_handle04_01_dasm(DASM_OPS_32)  { print("ADC (%08x)", op); return 4;}
518int arcompact_handle04_02_dasm(DASM_OPS_32)  { print("SUB (%08x)", op); return 4;}
519int arcompact_handle04_03_dasm(DASM_OPS_32)  { print("SBC (%08x)", op); return 4;}
520int arcompact_handle04_04_dasm(DASM_OPS_32)  { print("AND (%08x)", op); return 4;}
521int arcompact_handle04_05_dasm(DASM_OPS_32)  { print("OR (%08x)", op); return 4;}
522int arcompact_handle04_06_dasm(DASM_OPS_32)  { print("BIC (%08x)", op); return 4;}
523int arcompact_handle04_07_dasm(DASM_OPS_32)  { print("XOR (%08x)", op); return 4;}
524int arcompact_handle04_08_dasm(DASM_OPS_32)  { print("MAX (%08x)", op); return 4;}
525int arcompact_handle04_09_dasm(DASM_OPS_32)  { print("MIN (%08x)", op); return 4;}
526int arcompact_handle04_0a_dasm(DASM_OPS_32)  { print("MOV (%08x)", op); return 4;}
527int arcompact_handle04_0b_dasm(DASM_OPS_32)  { print("TST (%08x)", op); return 4;}
528int arcompact_handle04_0c_dasm(DASM_OPS_32)  { print("CMP (%08x)", op); return 4;}
529int arcompact_handle04_0d_dasm(DASM_OPS_32)  { print("RCMP (%08x)", op); return 4;}
530int arcompact_handle04_0e_dasm(DASM_OPS_32)  { print("RSUB (%08x)", op); return 4;}
531int arcompact_handle04_0f_dasm(DASM_OPS_32)  { print("BSET (%08x)", op); return 4;}
532int arcompact_handle04_10_dasm(DASM_OPS_32)  { print("BCLR (%08x)", op); return 4;}
533int arcompact_handle04_11_dasm(DASM_OPS_32)  { print("BTST (%08x)", op); return 4;}
534int arcompact_handle04_12_dasm(DASM_OPS_32)  { print("BXOR (%08x)", op); return 4;}
535int arcompact_handle04_13_dasm(DASM_OPS_32)  { print("BMSK (%08x)", op); return 4;}
536int arcompact_handle04_14_dasm(DASM_OPS_32)  { print("ADD1 (%08x)", op); return 4;}
537int arcompact_handle04_15_dasm(DASM_OPS_32)  { print("ADD2 (%08x)", op); return 4;}
538int arcompact_handle04_16_dasm(DASM_OPS_32)  { print("ADD3 (%08x)", op); return 4;}
539int arcompact_handle04_17_dasm(DASM_OPS_32)  { print("SUB1 (%08x)", op); return 4;}
540int arcompact_handle04_18_dasm(DASM_OPS_32)  { print("SUB2 (%08x)", op); return 4;}
541int arcompact_handle04_19_dasm(DASM_OPS_32)  { print("SUB3 (%08x)", op); return 4;}
542int arcompact_handle04_1a_dasm(DASM_OPS_32)  { print("MPY (%08x)", op); return 4;} // *
543int arcompact_handle04_1b_dasm(DASM_OPS_32)  { print("MPYH (%08x)", op); return 4;} // *
544int arcompact_handle04_1c_dasm(DASM_OPS_32)  { print("MPYHU (%08x)", op); return 4;} // *
545int arcompact_handle04_1d_dasm(DASM_OPS_32)  { print("MPYU (%08x)", op); return 4;} // *
546int arcompact_handle04_1e_dasm(DASM_OPS_32)  { print("<illegal 0x04_1e> (%08x)", op); return 4;}
547int arcompact_handle04_1f_dasm(DASM_OPS_32)  { print("<illegal 0x04_1f> (%08x)", op); return 4;}
548int arcompact_handle04_20_dasm(DASM_OPS_32)  { print("Jcc (%08x)", op); return 4;}
549int arcompact_handle04_21_dasm(DASM_OPS_32)  { print("Jcc.D (%08x)", op); return 4;}
550int arcompact_handle04_22_dasm(DASM_OPS_32)  { print("JLcc (%08x)", op); return 4;}
551int arcompact_handle04_23_dasm(DASM_OPS_32)  { print("JLcc.D (%08x)", op); return 4;}
552int arcompact_handle04_24_dasm(DASM_OPS_32)  { print("<illegal 0x04_24> (%08x)", op); return 4;}
553int arcompact_handle04_25_dasm(DASM_OPS_32)  { print("<illegal 0x04_25> (%08x)", op); return 4;}
554int arcompact_handle04_26_dasm(DASM_OPS_32)  { print("<illegal 0x04_26> (%08x)", op); return 4;}
555int arcompact_handle04_27_dasm(DASM_OPS_32)  { print("<illegal 0x04_27> (%08x)", op); return 4;}
556int arcompact_handle04_28_dasm(DASM_OPS_32)  { print("LPcc (%08x)", op); return 4;}
557int arcompact_handle04_29_dasm(DASM_OPS_32)  { print("FLAG (%08x)", op); return 4;}
558int arcompact_handle04_2a_dasm(DASM_OPS_32)  { print("LR (%08x)", op); return 4;}
559int arcompact_handle04_2b_dasm(DASM_OPS_32)  { print("SR (%08x)", op); return 4;}
560int arcompact_handle04_2c_dasm(DASM_OPS_32)  { print("<illegal 0x04_2c> (%08x)", op); return 4;}
561int arcompact_handle04_2d_dasm(DASM_OPS_32)  { print("<illegal 0x04_2d> (%08x)", op); return 4;}
562int arcompact_handle04_2e_dasm(DASM_OPS_32)  { print("<illegal 0x04_2e> (%08x)", op); return 4;}
563int arcompact_handle04_2f_dasm(DASM_OPS_32)  { print("SOP (another subcode) (%08x)", op); return 4;}
564int arcompact_handle04_30_dasm(DASM_OPS_32)  { print("LD r-r (basecase 0x30) (%08x)", op); return 4;}
565int arcompact_handle04_31_dasm(DASM_OPS_32)  { print("LD r-r (basecase 0x31) (%08x)", op); return 4;}
566int arcompact_handle04_32_dasm(DASM_OPS_32)  { print("LD r-r (basecase 0x32) (%08x)", op); return 4;}
567int arcompact_handle04_33_dasm(DASM_OPS_32)  { print("LD r-r (basecase 0x33) (%08x)", op); return 4;}
568int arcompact_handle04_34_dasm(DASM_OPS_32)  { print("LD r-r (basecase 0x34) (%08x)", op); return 4;}
569int arcompact_handle04_35_dasm(DASM_OPS_32)  { print("LD r-r (basecase 0x35) (%08x)", op); return 4;}
570int arcompact_handle04_36_dasm(DASM_OPS_32)  { print("LD r-r (basecase 0x36) (%08x)", op); return 4;}
571int arcompact_handle04_37_dasm(DASM_OPS_32)  { print("LD r-r (basecase 0x37) (%08x)", op); return 4;}
572int arcompact_handle04_38_dasm(DASM_OPS_32)  { print("<illegal 0x04_38> (%08x)", op); return 4;}
573int arcompact_handle04_39_dasm(DASM_OPS_32)  { print("<illegal 0x04_39> (%08x)", op); return 4;}
574int arcompact_handle04_3a_dasm(DASM_OPS_32)  { print("<illegal 0x04_3a> (%08x)", op); return 4;}
575int arcompact_handle04_3b_dasm(DASM_OPS_32)  { print("<illegal 0x04_3b> (%08x)", op); return 4;}
576int arcompact_handle04_3c_dasm(DASM_OPS_32)  { print("<illegal 0x04_3c> (%08x)", op); return 4;}
577int arcompact_handle04_3d_dasm(DASM_OPS_32)  { print("<illegal 0x04_3d> (%08x)", op); return 4;}
578int arcompact_handle04_3e_dasm(DASM_OPS_32)  { print("<illegal 0x04_3e> (%08x)", op); return 4;}
579int arcompact_handle04_3f_dasm(DASM_OPS_32)  { print("<illegal 0x04_3f> (%08x)", op); return 4;}
580
581
582
583
584
585
344586int arcompact_handle05_dasm(DASM_OPS_32)
345587{
346588   print("op a,b,c (05 ARC ext) (%08x)", op );

https://github.com/mamedev/mame/commit/0f5338bc8584ad30dabe60fdf4d4f01065c1459c

Previous 199869 Revisions Next

© 1997-2024 The MAME Team