Previous 199869 Revisions Next

r33662 Wednesday 3rd December, 2014 at 22:02:03 UTC by Alex W. Jackson
mjkjidai.c: replace custom sound with MSM5205; add dip locations; modernize (nw)
[src/mame/drivers]mjkjidai.c
[src/mame/includes]mjkjidai.h
[src/mame/video]mjkjidai.c

trunk/src/mame/drivers/mjkjidai.c
r242173r242174
2626#include "sound/sn76496.h"
2727#include "includes/mjkjidai.h"
2828
29/* Start of ADPCM custom chip code */
3029
31const device_type MJKJIDAI = &device_creator<mjkjidai_adpcm_device>;
32
33mjkjidai_adpcm_device::mjkjidai_adpcm_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock)
34   : device_t(mconfig, MJKJIDAI, "Mahjong Kyou Jidai ADPCM Custom", tag, owner, clock, "mjkjidai_adpcm", __FILE__),
35      device_sound_interface(mconfig, *this),
36      m_stream(NULL),
37      m_current(0),
38      m_end(0),
39      m_nibble(0),
40      m_playing(0),
41      m_base(NULL)
30WRITE8_MEMBER(mjkjidai_state::adpcm_w)
4231{
32   m_adpcm_pos = (data & 0x07) * 0x1000 * 2;
33   m_adpcm_end = m_adpcm_pos + 0x1000 * 2;
34   m_msm->reset_w(0);
4335}
4436
45//-------------------------------------------------
46//  device_config_complete - perform any
47//  operations now that the configuration is
48//  complete
49//-------------------------------------------------
50
51void mjkjidai_adpcm_device::device_config_complete()
37WRITE_LINE_MEMBER(mjkjidai_state::adpcm_int)
5238{
53}
54
55//-------------------------------------------------
56//  device_start - device-specific startup
57//-------------------------------------------------
58
59void mjkjidai_adpcm_device::device_start()
60{
61   m_playing = 0;
62   m_stream = machine().sound().stream_alloc(*this, 0, 1, clock());
63   m_base = machine().root_device().memregion("adpcm")->base();
64   m_adpcm.reset();
65
66   save_item(NAME(m_current));
67   save_item(NAME(m_end));
68   save_item(NAME(m_nibble));
69   save_item(NAME(m_playing));
70}
71
72//-------------------------------------------------
73//  sound_stream_update - handle a stream update
74//-------------------------------------------------
75
76void mjkjidai_adpcm_device::sound_stream_update(sound_stream &stream, stream_sample_t **inputs, stream_sample_t **outputs, int samples)
77{
78   stream_sample_t *dest = outputs[0];
79
80   while (m_playing && samples > 0)
39   if (m_adpcm_pos >= m_adpcm_end)
8140   {
82      int val = (m_base[m_current] >> m_nibble) & 15;
83
84      m_nibble ^= 4;
85      if (m_nibble == 4)
86      {
87         m_current++;
88         if (m_current >= m_end)
89            m_playing = 0;
90      }
91
92      *dest++ = m_adpcm.clock(val) << 4;
93      samples--;
41      m_msm->reset_w(1);
9442   }
95   while (samples > 0)
43   else
9644   {
97      *dest++ = 0;
98      samples--;
45      UINT8 const data = m_adpcmrom[m_adpcm_pos / 2];
46      m_msm->data_w(m_adpcm_pos & 1 ? data & 0xf : data >> 4);
47      m_adpcm_pos++;
9948   }
10049}
10150
102void mjkjidai_adpcm_device::mjkjidai_adpcm_play (int offset, int length)
51CUSTOM_INPUT_MEMBER(mjkjidai_state::keyboard_r)
10352{
104   m_current = offset;
105   m_end = offset + length/2;
106   m_nibble = 4;
107   m_playing = 1;
108}
53   int res = 0x3f;
10954
110WRITE8_MEMBER(mjkjidai_state::adpcm_w)
111{
112   m_mjk_adpcm->mjkjidai_adpcm_play ((data & 0x07) * 0x1000, 0x1000 * 2);
113}
114/* End of ADPCM custom chip code */
115
116
117READ8_MEMBER(mjkjidai_state::keyboard_r)
118{
119   int res = 0x3f,i;
120   static const char *const keynames[] = { "PL2_1", "PL2_2", "PL2_3", "PL2_4", "PL2_5", "PL2_6", "PL1_1", "PL1_2", "PL1_3", "PL1_4", "PL1_5", "PL1_6" };
121
122//  logerror("%04x: keyboard_r\n", space.device().safe_pc());
123
124   for (i = 0; i < 12; i++)
55   for (int i = 0; i < 12; i++)
12556   {
126      if (~m_keyb & (1 << i))
57      if (~m_keyb & (0x800 >> i))
12758      {
128         res = ioport(keynames[i])->read() & 0x3f;
59         res = m_row[i]->read();
12960         break;
13061      }
13162   }
13263
133   res |= (ioport("IN3")->read() & 0xc0);
134
13564   return res;
13665}
13766
r242173r242174
15281   AM_RANGE(0x8000, 0xbfff) AM_ROMBANK("bank1")
15382   AM_RANGE(0xc000, 0xcfff) AM_RAM
15483   AM_RANGE(0xd000, 0xdfff) AM_RAM AM_SHARE("nvram")   // cleared and initialized on startup if bit 6 of port 00 is 0
155   AM_RANGE(0xe000, 0xe01f) AM_RAM AM_SHARE("spriteram1")          // shared with tilemap ram
156   AM_RANGE(0xe800, 0xe81f) AM_RAM AM_SHARE("spriteram2")      // shared with tilemap ram
157   AM_RANGE(0xf000, 0xf01f) AM_RAM AM_SHARE("spriteram3")      // shared with tilemap ram
15884   AM_RANGE(0xe000, 0xf7ff) AM_RAM_WRITE(mjkjidai_videoram_w) AM_SHARE("videoram")
15985ADDRESS_MAP_END
16086
16187static ADDRESS_MAP_START( mjkjidai_io_map, AS_IO, 8, mjkjidai_state )
16288   ADDRESS_MAP_GLOBAL_MASK(0xff)
163   AM_RANGE(0x00, 0x00) AM_READ(keyboard_r)
89   AM_RANGE(0x00, 0x00) AM_READ_PORT("KEYBOARD")
16490   AM_RANGE(0x01, 0x01) AM_READNOP // ???
16591   AM_RANGE(0x02, 0x02) AM_READ_PORT("IN2")
16692   AM_RANGE(0x01, 0x02) AM_WRITE(keyboard_select_w)
16793   AM_RANGE(0x10, 0x10) AM_WRITE(mjkjidai_ctrl_w)  // rom bank, coin counter, flip screen etc
168   AM_RANGE(0x11, 0x11) AM_READ_PORT("IN0")
169   AM_RANGE(0x12, 0x12) AM_READ_PORT("IN1")
94   AM_RANGE(0x11, 0x11) AM_READ_PORT("DSW1")
95   AM_RANGE(0x12, 0x12) AM_READ_PORT("DSW2")
17096   AM_RANGE(0x20, 0x20) AM_DEVWRITE("sn1", sn76489_device, write)
17197   AM_RANGE(0x30, 0x30) AM_DEVWRITE("sn2", sn76489_device, write)
17298   AM_RANGE(0x40, 0x40) AM_WRITE(adpcm_w)
r242173r242174
174100
175101
176102static INPUT_PORTS_START( mjkjidai )
177   PORT_START("IN0")
178   PORT_DIPNAME( 0x01, 0x01, DEF_STR( Unknown ) )
179   PORT_DIPSETTING(    0x01, DEF_STR( Off ) )
103   PORT_START("DSW1")
104   PORT_DIPNAME( 0x80, 0x80, DEF_STR( Flip_Screen ) ) PORT_DIPLOCATION("SW1:1")
105   PORT_DIPSETTING(    0x80, DEF_STR( Off ) )
180106   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
181   PORT_DIPNAME( 0x02, 0x02, DEF_STR( Unknown ) )
182   PORT_DIPSETTING(    0x02, DEF_STR( Off ) )
107   PORT_DIPNAME( 0x40, 0x40, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW1:2")
108   PORT_DIPSETTING(    0x40, DEF_STR( Off ) )
183109   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
184   PORT_SERVICE( 0x04, IP_ACTIVE_LOW )
185   PORT_DIPNAME( 0x08, 0x08, DEF_STR( Unknown ) )
186   PORT_DIPSETTING(    0x08, DEF_STR( Off ) )
110   PORT_DIPNAME( 0x20, 0x20, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW1:3")
111   PORT_DIPSETTING(    0x20, DEF_STR( Off ) )
187112   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
188   PORT_DIPNAME( 0x10, 0x10, DEF_STR( Unknown ) )
113   PORT_DIPNAME( 0x10, 0x10, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW1:4")
189114   PORT_DIPSETTING(    0x10, DEF_STR( Off ) )
190115   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
191   PORT_DIPNAME( 0x20, 0x20, DEF_STR( Unknown ) )
192   PORT_DIPSETTING(    0x20, DEF_STR( Off ) )
116   PORT_DIPNAME( 0x08, 0x08, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW1:5")
117   PORT_DIPSETTING(    0x08, DEF_STR( Off ) )
193118   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
194   PORT_DIPNAME( 0x40, 0x40, DEF_STR( Unknown ) )
195   PORT_DIPSETTING(    0x40, DEF_STR( Off ) )
119   PORT_DIPNAME( 0x04, 0x04, "Test Mode" ) PORT_DIPLOCATION("SW1:6")
120   PORT_DIPSETTING(    0x04, DEF_STR( Off ) )
196121   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
197   PORT_DIPNAME( 0x80, 0x80, DEF_STR( Flip_Screen ) )
198   PORT_DIPSETTING(    0x80, DEF_STR( Off ) )
122   PORT_DIPNAME( 0x02, 0x02, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW1:7")
123   PORT_DIPSETTING(    0x02, DEF_STR( Off ) )
199124   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
200
201   PORT_START("IN1")
202   PORT_DIPNAME( 0x01, 0x01, DEF_STR( Unknown ) )
125   PORT_DIPNAME( 0x01, 0x01, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW1:8")
203126   PORT_DIPSETTING(    0x01, DEF_STR( Off ) )
204127   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
205   PORT_DIPNAME( 0x02, 0x02, DEF_STR( Unknown ) )
206   PORT_DIPSETTING(    0x02, DEF_STR( Off ) )
128
129   PORT_START("DSW2")
130   PORT_DIPNAME( 0x80, 0x80, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW2:1")
131   PORT_DIPSETTING(    0x80, DEF_STR( Off ) )
207132   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
208   PORT_DIPNAME( 0x04, 0x04, DEF_STR( Unknown ) )
209   PORT_DIPSETTING(    0x04, DEF_STR( Off ) )
133   PORT_DIPNAME( 0x40, 0x40, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW2:2")
134   PORT_DIPSETTING(    0x40, DEF_STR( Off ) )
210135   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
211   PORT_DIPNAME( 0x08, 0x08, DEF_STR( Unknown ) )
212   PORT_DIPSETTING(    0x08, DEF_STR( Off ) )
136   PORT_DIPNAME( 0x20, 0x20, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW2:3")
137   PORT_DIPSETTING(    0x20, DEF_STR( Off ) )
213138   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
214   PORT_DIPNAME( 0x10, 0x10, DEF_STR( Unknown ) )
139   PORT_DIPNAME( 0x10, 0x10, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW2:4")
215140   PORT_DIPSETTING(    0x10, DEF_STR( Off ) )
216141   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
217   PORT_DIPNAME( 0x20, 0x20, DEF_STR( Unknown ) )
218   PORT_DIPSETTING(    0x20, DEF_STR( Off ) )
142   PORT_DIPNAME( 0x08, 0x08, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW2:5")
143   PORT_DIPSETTING(    0x08, DEF_STR( Off ) )
219144   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
220   PORT_DIPNAME( 0x40, 0x40, DEF_STR( Unknown ) )
221   PORT_DIPSETTING(    0x40, DEF_STR( Off ) )
145   PORT_DIPNAME( 0x04, 0x04, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW2:6")
146   PORT_DIPSETTING(    0x04, DEF_STR( Off ) )
222147   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
223   PORT_DIPNAME( 0x80, 0x80, DEF_STR( Unknown ) )
224   PORT_DIPSETTING(    0x80, DEF_STR( Off ) )
148   PORT_DIPNAME( 0x02, 0x02, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW2:7")
149   PORT_DIPSETTING(    0x02, DEF_STR( Off ) )
225150   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
151   PORT_DIPNAME( 0x01, 0x01, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SW2:8")
152   PORT_DIPSETTING(    0x01, DEF_STR( Off ) )
153   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
226154
227155   PORT_START("IN2")
228   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_PLAYER(2)
229   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_BUTTON2 ) PORT_PLAYER(2)
230   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_BUTTON3 ) PORT_PLAYER(2)
231   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_BUTTON4 ) PORT_PLAYER(2)
232   PORT_BIT( 0x10, IP_ACTIVE_LOW, IPT_SERVICE )    // service mode
156   PORT_BIT( 0x0f, IP_ACTIVE_LOW, IPT_UNUSED )
157   PORT_SERVICE( 0x10, IP_ACTIVE_LOW )
233158   PORT_DIPNAME( 0x20, 0x20, "Statistics" )
234159   PORT_DIPSETTING(    0x20, DEF_STR( Off ) )
235160   PORT_DIPSETTING(    0x00, DEF_STR( On ) )
236   PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_START3 )
237   PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_START4 )
161   PORT_BIT( 0xc0, IP_ACTIVE_LOW, IPT_UNUSED )
238162
239   PORT_START("IN3")
163   PORT_START("KEYBOARD")
164   PORT_BIT( 0x3f, IP_ACTIVE_HIGH, IPT_CUSTOM) PORT_CUSTOM_MEMBER(DEVICE_SELF, mjkjidai_state, keyboard_r, NULL)
240165   PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_TILT )   // reinitialize NVRAM and reset the game
241166   PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_COIN1 )
242167
243   PORT_START("PL1_1")
244   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_START1 )
245   PORT_BIT( 0x3e, IP_ACTIVE_LOW, IPT_UNUSED )
168   PORT_START("ROW.0")
169   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_A )
170   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_B )
171   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_C )
172   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_D )
173   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
246174
247   PORT_START("PL1_2")
248   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_KAN )
249   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_REACH )
250   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_RON )
251   PORT_BIT( 0x38, IP_ACTIVE_LOW, IPT_UNUSED )
252
253   PORT_START("PL1_3")
254   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_M )
255   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_N )
256   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_CHI )
257   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_PON )
175   PORT_START("ROW.1")
176   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_E )
177   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_F )
178   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_G )
179   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_H )
258180   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
259181
260   PORT_START("PL1_4")
182   PORT_START("ROW.2")
261183   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_I )
262184   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_J )
263185   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_K )
264186   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_L )
265187   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
266188
267   PORT_START("PL1_5")
268   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_E )
269   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_F )
270   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_G )
271   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_H )
189   PORT_START("ROW.3")
190   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_M )
191   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_N )
192   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_CHI )
193   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_PON )
272194   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
273195
274   PORT_START("PL1_6")
275   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_A )
276   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_B )
277   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_C )
278   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_D )
279   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
196   PORT_START("ROW.4")
197   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_KAN )
198   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_REACH )
199   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_RON )
200   PORT_BIT( 0x38, IP_ACTIVE_LOW, IPT_UNUSED )
280201
281   PORT_START("PL2_1")
282   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_START2 )
202   PORT_START("ROW.5")
203   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_START1 )
283204   PORT_BIT( 0x3e, IP_ACTIVE_LOW, IPT_UNUSED )
284205
285   PORT_START("PL2_2")
286   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_KAN ) PORT_PLAYER(2)
287   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_REACH ) PORT_PLAYER(2)
288   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_RON ) PORT_PLAYER(2)
289   PORT_BIT( 0x38, IP_ACTIVE_LOW, IPT_UNUSED )
206   PORT_START("ROW.6")
207   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_A ) PORT_PLAYER(2)
208   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_B ) PORT_PLAYER(2)
209   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_C ) PORT_PLAYER(2)
210   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_D ) PORT_PLAYER(2)
211   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
290212
291   PORT_START("PL2_3")
292   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_M ) PORT_PLAYER(2)
293   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_N ) PORT_PLAYER(2)
294   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_CHI ) PORT_PLAYER(2)
295   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_PON ) PORT_PLAYER(2)
213   PORT_START("ROW.7")
214   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_E ) PORT_PLAYER(2)
215   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_F ) PORT_PLAYER(2)
216   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_G ) PORT_PLAYER(2)
217   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_H ) PORT_PLAYER(2)
296218   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
297219
298   PORT_START("PL2_4")
220   PORT_START("ROW.8")
299221   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_I ) PORT_PLAYER(2)
300222   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_J ) PORT_PLAYER(2)
301223   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_K ) PORT_PLAYER(2)
302224   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_L ) PORT_PLAYER(2)
303225   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
304226
305   PORT_START("PL2_5")
306   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_E ) PORT_PLAYER(2)
307   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_F ) PORT_PLAYER(2)
308   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_G ) PORT_PLAYER(2)
309   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_H ) PORT_PLAYER(2)
227   PORT_START("ROW.9")
228   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_M ) PORT_PLAYER(2)
229   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_N ) PORT_PLAYER(2)
230   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_CHI ) PORT_PLAYER(2)
231   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_PON ) PORT_PLAYER(2)
310232   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
311233
312   PORT_START("PL2_6")
313   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_A ) PORT_PLAYER(2)
314   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_B ) PORT_PLAYER(2)
315   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_C ) PORT_PLAYER(2)
316   PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_MAHJONG_D ) PORT_PLAYER(2)
317   PORT_BIT( 0x30, IP_ACTIVE_LOW, IPT_UNUSED )
234   PORT_START("ROW.10")
235   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_MAHJONG_KAN ) PORT_PLAYER(2)
236   PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_MAHJONG_REACH ) PORT_PLAYER(2)
237   PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_MAHJONG_RON ) PORT_PLAYER(2)
238   PORT_BIT( 0x38, IP_ACTIVE_LOW, IPT_UNUSED )
239
240   PORT_START("ROW.11")
241   PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_START2 )
242   PORT_BIT( 0x3e, IP_ACTIVE_LOW, IPT_UNUSED )
318243INPUT_PORTS_END
319244
320245
r242173r242174
350275
351276INTERRUPT_GEN_MEMBER(mjkjidai_state::vblank_irq)
352277{
353   if(m_nmi_mask)
278   if(m_nmi_enable)
354279      device.execute().set_input_line(INPUT_LINE_NMI, PULSE_LINE);
355280}
356281
282void mjkjidai_state::machine_start()
283{
284   membank("bank1")->configure_entries(0, 4, memregion("maincpu")->base() + 0x8000, 0x4000);
285}
357286
287void mjkjidai_state::machine_reset()
288{
289   m_adpcm_pos = m_adpcm_end = 0;
290}
291
358292static MACHINE_CONFIG_START( mjkjidai, mjkjidai_state )
359293
360294   /* basic machine hardware */
r242173r242174
386320   MCFG_SOUND_ADD("sn2", SN76489, 10000000/4)
387321   MCFG_SOUND_ROUTE(ALL_OUTPUTS, "mono", 0.50)
388322
389   MCFG_SOUND_ADD("adpcm", MJKJIDAI, 6000)
323   MCFG_SOUND_ADD("msm", MSM5205, 384000)
324   MCFG_MSM5205_VCLK_CB(WRITELINE(mjkjidai_state, adpcm_int))
325   MCFG_MSM5205_PRESCALER_SELECTOR(MSM5205_S64_4B)  /* 6kHz */
390326   MCFG_SOUND_ROUTE(ALL_OUTPUTS, "mono", 1.0)
391327MACHINE_CONFIG_END
392328
r242173r242174
399335***************************************************************************/
400336
401337ROM_START( mjkjidai )
402   ROM_REGION( 0x1c000, "maincpu", 0 )
338   ROM_REGION( 0x18000, "maincpu", 0 )
403339   ROM_LOAD( "mkj-00.14g",   0x00000, 0x8000, CRC(188a27e9) SHA1(2306ad112aaf8d9ac77a89d0e4c3a17f36945130) )
404   ROM_LOAD( "mkj-01.15g",   0x08000, 0x4000, CRC(a6a5e9c7) SHA1(974f4343f4347a0065f833c1fdcc47e96d42932d) )   /* banked, there is code flowing from 7fff to this bank */
405   ROM_CONTINUE(             0x10000, 0x4000 )
406   ROM_LOAD( "mkj-02.16g",   0x14000, 0x8000, CRC(fb312927) SHA1(b71db72ba881474f9c2523d0617757889af9f28e) )
340   ROM_LOAD( "mkj-01.15g",   0x08000, 0x8000, CRC(a6a5e9c7) SHA1(974f4343f4347a0065f833c1fdcc47e96d42932d) )
341   ROM_LOAD( "mkj-02.16g",   0x10000, 0x8000, CRC(fb312927) SHA1(b71db72ba881474f9c2523d0617757889af9f28e) )
407342
408343   ROM_REGION( 0x30000, "gfx1", 0 )
409344   ROM_LOAD( "mkj-20.4e",    0x00000, 0x8000, CRC(8fc66bce) SHA1(4f1006bc5168e39eb7a1f6a4b3c3f5aaa3c1c7dd) )
trunk/src/mame/includes/mjkjidai.h
r242173r242174
11#include "machine/nvram.h"
2#include "sound/okiadpcm.h"
2#include "sound/msm5205.h"
33
4class mjkjidai_adpcm_device;
5
64class mjkjidai_state : public driver_device
75{
86public:
97   mjkjidai_state(const machine_config &mconfig, device_type type, const char *tag)
108      : driver_device(mconfig, type, tag),
11      m_spriteram1(*this, "spriteram1"),
12      m_spriteram2(*this, "spriteram2"),
13      m_spriteram3(*this, "spriteram3"),
14      m_videoram(*this, "videoram"),
159      m_maincpu(*this, "maincpu"),
16      m_mjk_adpcm(*this, "adpcm"),
10      m_msm(*this, "msm"),
1711      m_nvram(*this, "nvram"),
1812      m_gfxdecode(*this, "gfxdecode"),
19      m_palette(*this, "palette") { }
13      m_palette(*this, "palette"),
14      m_adpcmrom(*this, "adpcm"),
15      m_videoram(*this, "videoram"),
16      m_row(*this, "ROW") { }
2017
21   required_shared_ptr<UINT8> m_spriteram1;
22   required_shared_ptr<UINT8> m_spriteram2;
23   required_shared_ptr<UINT8> m_spriteram3;
24   required_shared_ptr<UINT8> m_videoram;
25
2618   required_device<cpu_device> m_maincpu;
27   required_device<mjkjidai_adpcm_device> m_mjk_adpcm;
19   required_device<msm5205_device> m_msm;
2820   required_device<nvram_device> m_nvram;
2921   required_device<gfxdecode_device> m_gfxdecode;
3022   required_device<palette_device> m_palette;
3123
24   required_region_ptr<UINT8> m_adpcmrom;
25   required_shared_ptr<UINT8> m_videoram;
26
27   required_ioport_array<12> m_row;
28
29   int m_adpcm_pos;
30   int m_adpcm_end;
3231   int m_keyb;
33   int m_nvram_init_count;
34   int m_display_enable;
32   bool m_nmi_enable;
33   bool m_display_enable;
3534   tilemap_t *m_bg_tilemap;
3635
37   UINT8 m_nmi_mask;
38   DECLARE_READ8_MEMBER(keyboard_r);
36   DECLARE_CUSTOM_INPUT_MEMBER(keyboard_r);
3937   DECLARE_WRITE8_MEMBER(keyboard_select_w);
4038   DECLARE_WRITE8_MEMBER(mjkjidai_videoram_w);
4139   DECLARE_WRITE8_MEMBER(mjkjidai_ctrl_w);
4240   DECLARE_WRITE8_MEMBER(adpcm_w);
41   DECLARE_WRITE_LINE_MEMBER(adpcm_int);
4342   TILE_GET_INFO_MEMBER(get_tile_info);
43   virtual void machine_start();
44   virtual void machine_reset();
4445   virtual void video_start();
4546   UINT32 screen_update_mjkjidai(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect);
4647   INTERRUPT_GEN_MEMBER(vblank_irq);
4748   void draw_sprites(bitmap_ind16 &bitmap,const rectangle &cliprect);
4849};
49
50class mjkjidai_adpcm_device : public device_t,
51                           public device_sound_interface
52{
53public:
54   mjkjidai_adpcm_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
55   ~mjkjidai_adpcm_device() {}
56
57   void mjkjidai_adpcm_play (int offset, int length);
58
59protected:
60   // device-level overrides
61   virtual void device_config_complete();
62   virtual void device_start();
63
64   // sound stream update overrides
65   virtual void sound_stream_update(sound_stream &stream, stream_sample_t **inputs, stream_sample_t **outputs, int samples);
66private:
67   // internal state
68   oki_adpcm_state m_adpcm;
69   sound_stream *m_stream;
70   UINT32 m_current;
71   UINT32 m_end;
72   UINT8 m_nibble;
73   UINT8 m_playing;
74   UINT8 *m_base;
75};
76
77extern const device_type MJKJIDAI;
trunk/src/mame/video/mjkjidai.c
r242173r242174
4545
4646WRITE8_MEMBER(mjkjidai_state::mjkjidai_ctrl_w)
4747{
48   UINT8 *rom = memregion("maincpu")->base();
49
5048//  logerror("%04x: port c0 = %02x\n",space.device().safe_pc(),data);
5149
5250   /* bit 0 = NMI enable */
53   m_nmi_mask = data & 1;
51   m_nmi_enable = data & 1;
5452
5553   /* bit 1 = flip screen */
5654   flip_screen_set(data & 0x02);
r242173r242174
6260   coin_counter_w(machine(), 0,data & 0x20);
6361
6462   /* bits 6-7 select ROM bank */
65   if (data & 0xc0)
66   {
67      membank("bank1")->set_base(rom + 0x10000-0x4000 + ((data & 0xc0) << 8));
68   }
69   else
70   {
71      /* there is code flowing from 7fff to this bank so they have to be contiguous in memory */
72      membank("bank1")->set_base(rom + 0x08000);
73   }
63   membank("bank1")->set_entry(data >> 6);
7464}
7565
7666
r242173r242174
8373
8474void mjkjidai_state::draw_sprites(bitmap_ind16 &bitmap,const rectangle &cliprect)
8575{
86   UINT8 *spriteram = m_spriteram1;
87   UINT8 *spriteram_2 = m_spriteram2;
88   UINT8 *spriteram_3 = m_spriteram3;
76   UINT8 *spriteram = &m_videoram[0];
77   UINT8 *spriteram_2 = &m_videoram[0x800];
78   UINT8 *spriteram_3 = &m_videoram[0x1000];
8979   int offs;
9080
9181   for (offs = 0x20-2;offs >= 0;offs -= 2)

https://github.com/mamedev/mame/commit/89d0dd3e2b09fe513621f5c365c95cb83f33bcbd

Previous 199869 Revisions Next

© 1997-2024 The MAME Team