Previous 199869 Revisions Next

r32078 Friday 12th September, 2014 at 07:46:40 UTC by Barry Rodewald
trident: forced doubleword offset when using an SVGA video mode, fixes display in Eggs Playing Chicken.
[src/emu/bus/isa]trident.c

trunk/src/emu/bus/isa/trident.c
r32077r32078
3838UINT16 trident_vga_device::offset()
3939{
4040   UINT16 off = svga_device::offset();
41   return off;
41
42   if (svga.rgb8_en || svga.rgb15_en || svga.rgb16_en || svga.rgb32_en)
43      return vga.crtc.offset << 3;  // don't know if this is right, but Eggs Playing Chicken switches off doubleword mode, but expects the same offset length
44   else
45      return off;
4246}
4347
4448void trident_vga_device::trident_define_video_mode()
r32077r32078
136140
137141void trident_vga_device::trident_seq_reg_write(UINT8 index, UINT8 data)
138142{
139   //logerror("Trident SR%02X: %s mode write %02x\n",index,tri.new_mode ? "new" : "old",data);
140143   if(index <= 0x04)
141144   {
142145      vga.sequencer.data[vga.sequencer.index] = data;
r32077r32078
145148   }
146149   else
147150   {
151      logerror("Trident SR%02X: %s mode write %02x\n",index,tri.new_mode ? "new" : "old",data);
148152      switch(index)
149153      {
150154         case 0x0b:
r32077r32078
217221}
218222void trident_vga_device::trident_crtc_reg_write(UINT8 index, UINT8 data)
219223{
220   //logerror("Trident CR%02X: write %02x\n",index,data);
221224   if(index <= 0x18)
222225   {
223226      crtc_reg_write(index,data);
r32077r32078
225228   }
226229   else
227230   {
231      logerror("Trident CR%02X: write %02x\n",index,data);
228232      switch(index)
229233      {
230234      case 0x1f:
r32077r32078
267271
268272void trident_vga_device::trident_gc_reg_write(UINT8 index, UINT8 data)
269273{
270   //logerror("Trident GC%02X: write %02x\n",index,data);
271274   if(index <= 0x0d)
272275      gc_reg_write(index,data);
273276   else
274277   {
278      logerror("Trident GC%02X: write %02x\n",index,data);
275279      switch(index)
276280      {
277281      case 0x0e:  // New Source Address Register (bit 1 is inverted here, also)

Previous 199869 Revisions Next


© 1997-2024 The MAME Team