Previous 199869 Revisions Next

r18945 Tuesday 13th November, 2012 at 21:34:49 UTC by Angelo Salese
Hooked up upd765 and rtc for NEC PC-100, nw
[src/mess/drivers]pc100.c

trunk/src/mess/drivers/pc100.c
r18944r18945
5252
5353#include "emu.h"
5454#include "cpu/i86/i86.h"
55#include "imagedev/flopdrv.h"
56#include "formats/mfi_dsk.h"
57#include "formats/d88_dsk.h"
5558#include "machine/i8255.h"
5659#include "machine/pic8259.h"
60#include "machine/upd765.h"
61#include "machine/msm58321.h"
5762
5863class pc100_state : public driver_device
5964{
6065public:
6166   pc100_state(const machine_config &mconfig, device_type type, const char *tag)
6267      : driver_device(mconfig, type, tag) ,
63      m_palram(*this, "palram"){ }
68      m_rtc(*this, "rtc"),
69      m_palram(*this, "palram")
70      { }
6471
72   required_device<msm58321_device> m_rtc;
73   required_shared_ptr<UINT16> m_palram;
74
6575   DECLARE_READ16_MEMBER(pc100_vram_r);
6676   DECLARE_WRITE16_MEMBER(pc100_vram_w);
6777   DECLARE_READ16_MEMBER(pc100_kanji_r);
r18944r18945
7888   DECLARE_WRITE8_MEMBER(lower_mask_w);
7989   DECLARE_WRITE8_MEMBER(upper_mask_w);
8090   DECLARE_WRITE8_MEMBER(crtc_bank_w);
91   DECLARE_WRITE8_MEMBER(rtc_porta_w);
8192   DECLARE_WRITE_LINE_MEMBER(pc100_set_int_line);
8293   UINT16 *m_kanji_rom;
8394   UINT16 *m_vram;
84   required_shared_ptr<UINT16> m_palram;
8595   UINT16 m_kanji_addr;
8696   UINT8 m_timer_mode;
8797
r18944r18945
264274   ADDRESS_MAP_GLOBAL_MASK(0xff)
265275   AM_RANGE(0x00, 0x03) AM_DEVREADWRITE8_LEGACY("pic8259", pic8259_r, pic8259_w, 0x00ff) // i8259
266276//  AM_RANGE(0x04, 0x07) i8237?
267//  AM_RANGE(0x08, 0x0b) upd765
268//  AM_RANGE(0x10, 0x17) i8255 #1
277   AM_RANGE(0x08, 0x0b) AM_DEVICE8("upd765", upd765a_device, map, 0x00ff ) // upd765
278   AM_RANGE(0x10, 0x17) AM_DEVREADWRITE8("ppi8255_1", i8255_device, read, write,0x00ff) // i8255 #1
269279   AM_RANGE(0x18, 0x1f) AM_DEVREADWRITE8("ppi8255_2", i8255_device, read, write,0x00ff) // i8255 #2
270280   AM_RANGE(0x20, 0x23) AM_READ8(pc100_key_r,0x00ff) //i/o, keyboard, mouse
271281   AM_RANGE(0x22, 0x25) AM_WRITE8(pc100_output_w,0x00ff) //i/o, keyboard, mouse
r18944r18945
326336   GFXDECODE_ENTRY( "kanji", 0x0000, kanji_layout, 8, 1 )
327337GFXDECODE_END
328338
339/* TODO: untested */
340WRITE8_MEMBER( pc100_state::rtc_porta_w )
341{
342/*
343   ---- -x-- chip select
344   ---- --x- read
345   ---- ---x write
346*/
347
348   m_rtc->write_w(data & 1);
349   m_rtc->read_w((data & 2) >> 1);
350   m_rtc->cs1_w((data & 4) >> 2);
351}
352
353static I8255A_INTERFACE( pc100_ppi8255_interface_1 )
354{
355   DEVCB_NULL,
356   DEVCB_DRIVER_MEMBER(pc100_state, rtc_porta_w),
357   DEVCB_NULL,
358   DEVCB_NULL,
359   DEVCB_DEVICE_MEMBER("rtc", msm58321_device, read),
360   DEVCB_DEVICE_MEMBER("rtc", msm58321_device, write)
361};
362
363
329364WRITE8_MEMBER( pc100_state::lower_mask_w )
330365{
331366   m_crtc.mask = (m_crtc.mask & 0xff00) | data;
r18944r18945
424459   }
425460}
426461
462static const floppy_format_type pc100_floppy_formats[] = {
463   FLOPPY_D88_FORMAT,
464   FLOPPY_MFI_FORMAT,
465   NULL
466};
467
468static SLOT_INTERFACE_START( pc100_floppies )
469   SLOT_INTERFACE( "525hd", FLOPPY_525_HD )
470SLOT_INTERFACE_END
471
472static MSM58321_INTERFACE( rtc_intf )
473{
474   DEVCB_NULL
475};
476
427477#define MASTER_CLOCK 6988800
428478
429479static MACHINE_CONFIG_START( pc100, pc100_state )
r18944r18945
433483   MCFG_CPU_IO_MAP(pc100_io)
434484   MCFG_CPU_VBLANK_INT_DRIVER("screen", pc100_state, pc100_vblank_irq)
435485
486   MCFG_TIMER_DRIVER_ADD_PERIODIC("600hz", pc100_state, pc100_600hz_irq, attotime::from_hz(MASTER_CLOCK/600))
487   MCFG_TIMER_DRIVER_ADD_PERIODIC("100hz", pc100_state, pc100_100hz_irq, attotime::from_hz(MASTER_CLOCK/100))
488   MCFG_TIMER_DRIVER_ADD_PERIODIC("50hz", pc100_state, pc100_50hz_irq, attotime::from_hz(MASTER_CLOCK/50))
489   MCFG_TIMER_DRIVER_ADD_PERIODIC("10hz", pc100_state, pc100_10hz_irq, attotime::from_hz(MASTER_CLOCK/10))
490   MCFG_I8255_ADD( "ppi8255_1", pc100_ppi8255_interface_1 )
491   MCFG_I8255_ADD( "ppi8255_2", pc100_ppi8255_interface_2 )
492   MCFG_PIC8259_ADD( "pic8259", pc100_pic8259_config )
493   MCFG_UPD765A_ADD("upd765", true, true)
494   MCFG_MSM58321_ADD("rtc", XTAL_32_768kHz, rtc_intf)
436495
496   MCFG_FLOPPY_DRIVE_ADD("upd765:0", pc100_floppies, "525hd", 0, pc100_floppy_formats)
497   MCFG_FLOPPY_DRIVE_ADD("upd765:1", pc100_floppies, "525hd", 0, pc100_floppy_formats)
498
437499   /* video hardware */
438500   MCFG_SCREEN_ADD("screen", RASTER)
439//   MCFG_SCREEN_REFRESH_RATE(60)
440//   MCFG_SCREEN_VBLANK_TIME(ATTOSECONDS_IN_USEC(2500)) /* not accurate */
441//   MCFG_SCREEN_SIZE(1024, 264*2)
442//   MCFG_SCREEN_VISIBLE_AREA(0, 768-1, 0, 512-1)
443501   /* TODO: Unknown Pixel Clock and CRTC is dynamic */
444502   MCFG_SCREEN_RAW_PARAMS(MASTER_CLOCK*4, 1024, 0, 768, 264*2, 0, 512)
445503   MCFG_SCREEN_UPDATE_DRIVER(pc100_state, screen_update_pc100)
446504   MCFG_GFXDECODE(pc100)
447505   MCFG_PALETTE_LENGTH(16)
448506//  MCFG_PALETTE_INIT(black_and_white)
449
450   MCFG_TIMER_DRIVER_ADD_PERIODIC("600hz", pc100_state, pc100_600hz_irq, attotime::from_hz(MASTER_CLOCK/600))
451   MCFG_TIMER_DRIVER_ADD_PERIODIC("100hz", pc100_state, pc100_100hz_irq, attotime::from_hz(MASTER_CLOCK/100))
452   MCFG_TIMER_DRIVER_ADD_PERIODIC("50hz", pc100_state, pc100_50hz_irq, attotime::from_hz(MASTER_CLOCK/50))
453   MCFG_TIMER_DRIVER_ADD_PERIODIC("10hz", pc100_state, pc100_10hz_irq, attotime::from_hz(MASTER_CLOCK/10))
454   MCFG_I8255_ADD( "ppi8255_2", pc100_ppi8255_interface_2 )
455   MCFG_PIC8259_ADD( "pic8259", pc100_pic8259_config )
456507MACHINE_CONFIG_END
457508
458509/* ROM definition */

Previous 199869 Revisions Next

© 1997-2024 The MAME Team